PIC16F627-04/SO【PDF 130/170 页】IC MCU FLASH 1KX14 COMP 18SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3872

126页 127页 128页 129页 [130页]131页 132页 133页 134页

PIC16F62X

DS40300C-page 60

Preliminary

2003 Microchip Technology Inc.

EXAMPLE 10-1:

VOLTAGE REFERENCE

CONFIGURATION

10.2

Voltage Reference Accuracy/Error

The full range of V

SS to VDD cannot be realized due to

the construction of the module. The transistors on the

top and bottom of the resistor ladder network

(Figure 10-1) keep V

REF from approaching VSS or VDD.

The Voltage Reference is VDD derived and therefore,

the VREF output changes with fluctuations in VDD. The

tested absolute accuracy of the Voltage Reference can

be found in Table 17-2.

10.3

Operation During SLEEP

When the device wakes-up from SLEEP through an

interrupt or a Watchdog Timer timeout, the contents of

the VRCON register are not affected. To minimize

current consumption in SLEEP mode, the Voltage

Reference should be disabled.

10.4

Effects of a RESET

A device RESET disables the Voltage Reference by

clearing bit V

REN (VRCON<7>). This RESET also

disconnects the reference from the RA2 pin by clearing

bit V

ROE (VRCON<6>) and selects the high voltage

range by clearing bit V

RR (VRCON<5>). The VREF

value select bits, VRCON<3:0>, are also cleared.

10.5

Connection Considerations

The

Voltage

Reference

module

operates

independently of the Comparator module. The output

of the reference generator may be connected to the

RA2 pin if the TRISA<2> bit is set and the V

ROE bit,

VRCON<6>, is set. Enabling the Voltage Reference

output onto the RA2 pin with an input signal present will

increase current consumption. Connecting RA2 as a

digital output with V

REF enabled will also increase

current consumption.

The RA2 pin can be used as a simple D/A output with

limited drive capability. Due to the limited drive

capability, a buffer must be used in conjunction with the

Voltage Reference output for external connections to

REF. Figure 10-2 shows an example buffering

technique.

FIGURE 10-2:

VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE

TABLE 10-1:

REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

MOVLW

0x02

; 4 Inputs Muxed

MOVWF

CMCON

; to 2 comps.

BSF

STATUS,RP0

; go to Bank 1

MOVLW

0x07

; RA3-RA0 are

MOVWF

TRISA

; outputs

MOVLW

0xA6

; enable VREF

MOVWF

VRCON

; low range

; set VR<3:0>=6

BCF

STATUS,RP0

; go to Bank 0

CALL

DELAY10

; 10

s delay

Address

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value On

POR

Value On

All Other

RESETS

9Fh

VRCON

VREN

VROE

VRR

—VR3

VR2

VR1

VR0

000- 0000

1Fh

CMCON

C2OUT

C1OUT

C2INV

C1INV

CIS

CM2

CM1

CM0

0000 0000

85h

TRISA

TRISA7 TRISA6 TRISA5

TRISA4

TRISA3

TRISA2

TRISA1

TRISA0

1111 1111

Note 1: — = Unimplemented, read as ‘0’.

Note

1: R is dependent upon the Voltage Reference Configuration VRCON<3:0> and VRCON<5>.

REF

Module

R(1)

Voltage

Reference

Output

Impedance

RA2

REF Output

Op Amp

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式